Читать книгу Digital VLSI Design and Simulation with Verilog онлайн

1 страница из 19

Digital VLSI Design and Simulation with Verilog

Dr. Suman Lata Tripathi

Lovely Professional University, Phagwara, Punjab, India

Dr. Sobhit Saxena

Lovely Professional University, Phagwara, Punjab, India

Dr. Sanjeet Kumar Sinha

Lovely Professional University, Phagwara, Punjab, India

Dr. Govind Singh Patel

IIMT College of Engineering, Greater Noida, UP, India


This edition first published 2022

© 2022 John Wiley & Sons Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by law. Advice on how to obtain permission to reuse material from this title is available at http://www.wiley.com/go/permissions.

The right of Suman Lata Tripathi, Sobhit Saxena, Sanjeet Kumar Sinha, and Govind Singh Patel to be identified as the authors of this work has been asserted in accordance with law.

Registered Office

John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, USA

Правообладателям