Читать книгу Digital VLSI Design and Simulation with Verilog онлайн
17 страница из 19
140 127
141 128
142 129
143 130
144 131
145 132
146 133
147 134
148 ssss1
149 136
150 137
151 138
152 139
153 140
154 141
155 142
156 143
157 144
158 145
159 146
160 147
161 148
162 149
163 150
164 ssss1
165 152
166 154
167 155
168 156
169 157
170 158
171 159
172 160
173 161
174 162
175 163
176 164
177 165
178 166
179 167
180 168
181 ssss1
182 170
183 171
184 172
185 173
186 174
187 175
188 176
189 177
190 178
191 179
192 ssss1
193 181
194 182
195 183
196 184
197 185
198 186
199 187
200 188
201 189
202 190
203 191
204 192
205 193
206 194
207 ssss1
208 196
209 197
210 198
211 199
212 200
213 201
214 202
215 ssss1
216 204
217 ssss1
218 206
Preface
Integrated circuits are now growing in importance in every electronic system that needs an efficient VLSI architecture design with low-power consumption, a compress chip area, speed, and operating frequency. The challenge for VLSI system designers is to optimize hardware-software integration for lowering the total cost of product acquisition. So, there is a demand for better technological solutions for advanced VLSI architectures that can be done through hardware description language (HDL). Verilog HDL is one of the programming languages that can provide better solutions in this new era of the VLSI industry. The prefabrication design and analysis of such advanced VLSI architecture can easily be implemented with Verilog HDL using available software tools such as Xilinx and Cadence.