Читать книгу Digital VLSI Design and Simulation with Verilog онлайн
15 страница из 19
15 Chapter 6Table 6.1 Half adder.Table 6.2 Full adder.Table 6.3 2 × 1 multiplexer.Table 6.4 4 × 1 multiplexer.Table 6.5 2-to-4 decoder.Table 6.6 Decoder truth table.Table 6.7 D-F/F truth table.Table 6.8 J-K F/F.
16 Chapter 7Table 7.1 Truth table of a NAND gate.Table 7.2 Truth table of an AND gate.Table 7.3 Truth table of a NOR gate.Table 7.4 Truth table of an OR gate.Table 7.5 Truth table of an XOR gate.Table 7.6 Truth table of an OR gate.Table 7.7 Truth table of a 4 × 1 multiplexer.
17 Chapter 8Table 8.1Table 8.2 Differences between task and function.
18 Chapter 9Table 9.1 Examples of function implementation using a 2-input LUT.Table 9.2 Xilinx FPGA family.
Guide
1 ssss1
2 ssss1
3 ssss1
4 ssss1
5 ssss1
6 ssss1
7 ssss1
8 ssss1
9 ssss1
Pages
1 ssss1
2 ssss1
3 ssss1
4 ssss1
5 ssss1
6 ssss1
7 ssss1
8 ssss1
9 ssss1
10 ssss1
11 ssss1
12 ssss1
13 ssss1
14 ssss1
15 ssss1
16 ssss1
17 ssss1
18 ssss1
19 ssss1
20 ssss1
21 ssss1
22 ssss1